Sciweavers

3395 search results - page 23 / 679
» Circuit-aware architectural simulation
Sort
View
MASCOTS
2003
14 years 11 months ago
System-Level Simulation Modeling with MLDesigner
System-level design presents special simulation modeling challenges. System-level models address the architectural and functional performance of complex systems. Systems are decom...
Gunar Schorcht, Ian A. Troxel, Keyvan Farhangian, ...
61
Voted
WSC
1997
14 years 11 months ago
The Department of Defense High Level Architecture
The High Level Architecture (HLA) provides the specification of a common technical architecture for use across all classes of simulations in the US Department of Defense. It provi...
Judith S. Dahmann, Richard Fujimoto, Richard M. We...
88
Voted
DAC
1997
ACM
15 years 1 months ago
Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach
Novel test bench techniques are required to cope with a functional test complexity which is predicted to grow much more strongly than design complexity. Our test bench approach at...
Matthias Bauer, Wolfgang Ecker
WSC
2008
15 years 6 hour ago
A generic framework for real-time discrete event simulation (DES) modelling
This paper suggests a generic simulation platform that can be used for real-time discrete event simulation modeling. The architecture of the proposed system is based on a tested f...
Siamak Tavakoli, Alireza Mousavi, Alexander Komash...
WSC
2004
14 years 11 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...