Sciweavers

3395 search results - page 28 / 679
» Circuit-aware architectural simulation
Sort
View
DAC
2005
ACM
14 years 11 months ago
Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits
In this paper, we analyze the effect of jitter in track and hold circuits. The output spectrum is obtained in terms of the system function of the track and hold. It is a fairly g...
V. Vasudevan
DAC
1998
ACM
15 years 1 months ago
Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation
This paper presents a general method for computing transient sensitivities using the adjoint method in event driven simulation algorithms that employ piecewise linear device model...
Tuyen V. Nguyen, Anirudh Devgan, Ognen J. Nastov
ICCD
1993
IEEE
111views Hardware» more  ICCD 1993»
15 years 1 months ago
Ravel-XL: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation
Ravel-XL is a single-boardhardware accelerator for gate-level digital logic simulation. It uses a standard levelizedcode approach to statically schedule gate evaluations.However, u...
Michael A. Riepe, João P. Marques Silva, Ka...
WSC
2004
14 years 11 months ago
Approaches for Modeling Individuals Within Organizational Simulations
The human behavior modeling community has traditionally been divided into those addressing individual behavior models, and those addressing organizational and team models. And yet...
Eva Hudlicka, Greg L. Zacharias
WSC
2000
14 years 11 months ago
Simulation as educational support for production and logistics in industrial engineering
The proposed implementation is a monitor system able to train operators for on-line real time manufacturing control in order to analyze the performance of a production process. Th...
Agostino G. Bruzzone, Pietro Giribone, Roberto Rev...