Sciweavers

3395 search results - page 32 / 679
» Circuit-aware architectural simulation
Sort
View
CODES
2004
IEEE
15 years 1 months ago
Fast exploration of bus-based on-chip communication architectures
As a result of improvements in process technology, more and more components are being integrated into a single System-on-Chip (SoC) design. Communication between these components ...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
AINA
2005
IEEE
14 years 11 months ago
Traffic Aggregation Based SIP over MPLS Network Architecture
—In this paper, a traffic aggregation based SIP over MPLS network architecture is proposed to integrate SIP protocol with traffic engineering (TE) enabled MPLS network seamlessly...
Bo Rong, Jacques Lebeau, Maria Bennani, Michel Kad...
CODES
2004
IEEE
15 years 1 months ago
Multi-objective mapping for mesh-based NoC architectures
In this paper we present an approach to multi-objective exploration of the mapping space of a mesh-based network-on-chip architecture. Based on evolutionary computing techniques, ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi
WSC
1998
14 years 11 months ago
High Level Architecture Remote Data Filtering
The current structure of the High Level Architecture (HLA) puts a tremendous burden on network load and CPU utilization for large distributed simulations due to its limited contro...
William S. Murphy Jr., Galen D. Aswegen