6432 search results - page 1160 / 1287 » Classic Mechanism Design |
169
Voted
VLDB
2007
ACM
15 years 6 months ago
2007
ACM
This tutorial presents the definition, the models and the techniques of location privacy from the data privacy perspective. By reviewing and revising the state of art research in ...
92
Voted
IEEEPACT
2006
IEEE
15 years 6 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
111
click to vote
IPCCC
2006
IEEE
15 years 6 months ago
2006
IEEE
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...
106
click to vote
ISCAS
2006
IEEE
15 years 6 months ago
2006
IEEE
Abstract—We present a silicon neuron with a dynamic, active leak that enables precise spike-timing with respect to a time-varying input signal. Our neuron models the mammalian bu...
CASES
2006
ACM
15 years 6 months ago
2006
ACM
With advances in process technology, soft errors (SE) are becoming an increasingly critical design concern. Due to their large area and high density, caches are worst hit by soft ...