Sciweavers

169 search results - page 25 / 34
» Co-Scheduling Hardware and Software Pipelines
Sort
View
EGH
2004
Springer
15 years 7 months ago
Realtime ray tracing of dynamic scenes on an FPGA chip
Realtime ray tracing has recently established itself as a possible alternative to the current rasterization approach for interactive 3D graphics. However, the performance of exist...
Jörg Schmittler, Sven Woop, Daniel Wagner, Wo...
MICRO
2008
IEEE
103views Hardware» more  MICRO 2008»
15 years 8 months ago
Testudo: Heavyweight security analysis via statistical sampling
Heavyweight security analysis systems, such as taint analysis and dynamic type checking, are powerful technologies used to detect security vulnerabilities and software bugs. Tradi...
Joseph L. Greathouse, Ilya Wagner, David A. Ramos,...
97
Voted
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
15 years 8 months ago
A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management
An energy efficient object recognition processor is proposed for real-time visual applications. Its energy efficiency is improved by lowering average power consumption while susta...
Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim...
102
Voted
ASPDAC
2006
ACM
123views Hardware» more  ASPDAC 2006»
15 years 7 months ago
Implementation of H.264/AVC decoder for mobile video applications
- This paper presents an H.264/AVC baseline profile decoder based on a SoC platform design methodology. The overall decoding throughput is increased by optimized software and a ded...
Suh Ho Lee, Ji Hwan Park, Seon Wook Kim, Sung Jea ...
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
15 years 7 months ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...