79 search results - page 10 / 16 » Code Compression for VLIW Processors Using Variable-to-Fixed... |
CASES
2004
ACM
15 years 1 months ago
2004
ACM
With the ever-increasing pervasiveness of the Internet and its stringent performance requirements, network system designers have begun utilizing specialized chips to increase the ...
ASPLOS
1989
ACM
15 years 1 months ago
1989
ACM
A very long instruction word (VLIW) processorexploits parallelism by controlling multiple operations in a single instruction word. This paper describes the architecture and compil...
MICRO
1994
IEEE
15 years 1 months ago
1994
IEEE
Multiple issue of instructions occurs in superscalar and VLIW machines. This paper investigates a third type of machine design, which combines the advantages of code compatibility...
ICMCS
2006
IEEE
15 years 3 months ago
2006
IEEE
With increased concern for physical security, video surveillance is becoming an important business area. Similar camera-based system can also be used in such diverse applications ...
CGO
2008
IEEE
15 years 3 months ago
2008
IEEE
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...