Sciweavers

966 search results - page 25 / 194
» Code Generation for Embedded Processors
Sort
View
HIPC
2000
Springer
15 years 8 months ago
Improving Offset Assignment on Embedded Processors Using Transformations
Embedded systems consisting of the application program ROM, RAM, the embedded processor core and any custom hardware on a single wafer are becoming increasingly common in areas suc...
Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
LCTRTS
2010
Springer
15 years 11 months ago
Versatile system-level memory-aware platform description approach for embedded MPSoCs
In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations. In contrast to previo...
Robert Pyka, Felipe Klein, Peter Marwedel, Stylian...
FPL
2007
Springer
124views Hardware» more  FPL 2007»
15 years 10 months ago
HARTES Toolchain Early Evaluation: Profiling, Compilation and HDL Generation
The aim of the hArtes project is to facilitate and automate the rapid design and development of heterogeneous embedded systems, targeting a combination of a general purpose embedd...
Koen Bertels, Georgi Kuzmanov, Elena Moscu Panaint...
93
Voted
ISSS
1995
IEEE
103views Hardware» more  ISSS 1995»
15 years 8 months ago
Optimal register assignment to loops for embedded code generation
David J. Kolson, Alexandru Nicolau, Nikil Dutt, Ke...
LCTRTS
2010
Springer
15 years 9 months ago
Cache vulnerability equations for protecting data in embedded processor caches from soft errors
Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, cac...
Aviral Shrivastava, Jongeun Lee, Reiley Jeyapaul