Sciweavers

272 search results - page 26 / 55
» Code Transformations to Improve Memory Parallelism
Sort
View
ASPLOS
2010
ACM
15 years 12 months ago
MacroSS: macro-SIMDization of streaming applications
SIMD (Single Instruction, Multiple Data) engines are an essential part of the processors in various computing markets, from servers to the embedded domain. Although SIMD-enabled a...
Amir Hormati, Yoonseo Choi, Mark Woh, Manjunath Ku...
ICPP
2002
IEEE
15 years 10 months ago
Analysis of Memory Hierarchy Performance of Block Data Layout
Recently, several experimental studies have been conducted on block data layout as a data transformation technique used in conjunction with tiling to improve cache performance. In...
Neungsoo Park, Bo Hong, Viktor K. Prasanna
MIDDLEWARE
2004
Springer
15 years 10 months ago
Platform Independent Model Transformation Based on Triple
Reuse is an important topic in software engineering as it promises advantages like faster time-to-market and cost reduction. Reuse s on an abstract level is more beneficial than o...
Andreas Billig, Susanne Busse, Andreas Leicher, J&...
IEEEPACT
2007
IEEE
15 years 11 months ago
JudoSTM: A Dynamic Binary-Rewriting Approach to Software Transactional Memory
With the advent of chip-multiprocessors, we are faced with the challenge of parallelizing performance-critical software. Transactional memory (TM) has emerged as a promising progr...
Marek Olszewski, Jeremy Cutler, J. Gregory Steffan
149
Voted
APLAS
2005
ACM
15 years 10 months ago
Transformation to Dynamic Single Assignment Using a Simple Data Flow Analysis
This paper presents a novel method to construct a dynamic single assignment (DSA) form of array-intensive, pointer-free C programs (or in any other procedural language). A program ...
Peter Vanbroekhoven, Gerda Janssens, Maurice Bruyn...