Sciweavers

1285 search results - page 169 / 257
» Codes for Digital Recorders
Sort
View
ISCAS
2005
IEEE
190views Hardware» more  ISCAS 2005»
15 years 10 months ago
A complete receiver solution for a chaotic direct-sequence spread spectrum communication system
— This paper is devoted to receiver design in a Chaotic Direct-Sequence Spread Spectrum (CD3S) digital communication system. The demodulation is achieved through chaos synchroniz...
M. B. Luca, S. Azou, G. Burel, A. Serbanescu
WAC
2004
Springer
150views Communications» more  WAC 2004»
15 years 10 months ago
A Systems Architecture for Sensor Networks Based On Hardware/Software Co-design
We describe the motivation and design of a novel embedded systems architecture for large networks of small devices, tha canonical example being wireless sensor networks. The archit...
Andy Nisbet, Simon Dobson
SEMWEB
2001
Springer
15 years 9 months ago
Adding Multimedia to the Semantic Web: Building an MPEG-7 ontology
For the past two years the Moving Pictures Expert Group (MPEG), a working group of ISO/IEC, have been developing MPEG-7 [1], the "Multimedia Content Description Interface"...
Jane Hunter
EUROMICRO
2000
IEEE
15 years 9 months ago
A Simulink(c)-Based Approach to System Level Design and Architecture Selection
We propose a design flow for low-power and low-cost, data-dominated, embedded systems which tightly integrate different technologies and architectures. We use Mathworks’ Simuli...
Luciano Lavagno, Begoña Pino, Leonardo Mari...
196
Voted
CC
2008
Springer
240views System Software» more  CC 2008»
15 years 6 months ago
Hardware JIT Compilation for Off-the-Shelf Dynamically Reconfigurable FPGAs
JIT compilation is a model of execution which translates at run time critical parts of the program to a low level representation. Typically a JIT compiler produces machine code fro...
Etienne Bergeron, Marc Feeley, Jean-Pierre David