Sciweavers

10891 search results - page 1571 / 2179
» Combining Model Reductions
Sort
View
FPL
2006
Springer
103views Hardware» more  FPL 2006»
15 years 9 months ago
A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification
This paper provides a realistic case study of using the previously introduced SIMPPL system architectural model, which fixes the physical interface and communication protocols bet...
Lesley Shannon, Blair Fort, Samir Parikh, Arun Pat...
FPL
2006
Springer
118views Hardware» more  FPL 2006»
15 years 9 months ago
Activity Estimation for Field-Programmable Gate Arrays
This paper examines various activity estimation techniques in order to determine which are most appropriate for use in the context of field-programmable gate arrays (FPGAs). Speci...
Julien Lamoureux, Steven J. E. Wilton
CCGRID
2001
IEEE
15 years 9 months ago
Supporting Disconnectedness-Transparent Information Delivery for Mobile and Invisible Computing
As computing devices become ubiquitous and increasingly mobile, it is becoming apparent that the directed peerto-peer communication model has shortcomings for many forms of distri...
Peter Sutton, Rhys Arkins, Bill Segall
FMCAD
2000
Springer
15 years 9 months ago
A Methodology for Large-Scale Hardware Verification
Abstract. We present a formal verification methodology for datapathdominated hardware. This provides a systematic but flexible framework within which to organize the activities und...
Mark Aagaard, Robert B. Jones, Thomas F. Melham, J...
FSTTCS
2000
Springer
15 years 9 months ago
Inheritance in the Join Calculus
We propose an object-oriented calculus with internal concurrency and class-based inheritance that is built upon the join calculus. Method calls, locks, and states are handled in a...
Cédric Fournet, Cosimo Laneve, Luc Maranget...
« Prev « First page 1571 / 2179 Last » Next »