Sciweavers

10891 search results - page 312 / 2179
» Combining Model Reductions
Sort
View
ICCAD
1996
IEEE
131views Hardware» more  ICCAD 1996»
15 years 8 months ago
Multi-level logic optimization for low power using local logic transformations
In this paper we present an ecient technique to reduce the switching activity in a CMOS combinational logic network based on local logic transformations. These transformations con...
Qi Wang, Sarma B. K. Vrudhula
ACL
2003
15 years 5 months ago
Discourse Segmentation of Multi-Party Conversation
We present a domain-independent topic segmentation algorithm for multi-party speech. Our feature-based algorithm combines knowledge about content using a text-based algorithm as a...
Michel Galley, Kathleen McKeown, Eric Fosler-Lussi...
ICCAD
2002
IEEE
145views Hardware» more  ICCAD 2002»
16 years 1 months ago
A local circuit topology for inductive parasitics
A novel circuit topology for inductive coupling between interconnecting wires is presented. The model is local, i.e., only coupling between neighboring wires is explicitly modeled...
Andrea Pacelli
PATMOS
2007
Springer
15 years 10 months ago
Soft Error-Aware Power Optimization Using Gate Sizing
—Power consumption has emerged as the premier and most constraining aspect in modern microprocessor and application-specific designs. Gate sizing has been shown to be one of the...
Foad Dabiri, Ani Nahapetian, Miodrag Potkonjak, Ma...
ICML
2007
IEEE
16 years 5 months ago
Hierarchical Gaussian process latent variable models
The Gaussian process latent variable model (GP-LVM) is a powerful approach for probabilistic modelling of high dimensional data through dimensional reduction. In this paper we ext...
Neil D. Lawrence, Andrew J. Moore