10891 search results - page 380 / 2179 » Combining Model Reductions |
145
click to vote
GLVLSI
2009
IEEE
15 years 11 months ago
2009
IEEE
This paper introduces pass-transistor logic design with dualthreshold voltages. A set of single-rail, fully restored, passtransistor gates are presented. Logic transistors are imp...
143
click to vote
ICASSP
2009
IEEE
15 years 11 months ago
2009
IEEE
Although noise PSD estimation is a crucial part of noise reduction algorithms, most noise PSD estimators have problems in tracking non-stationary noise sources. Recently, a noise ...
164
Voted
ARC
2007
Springer
15 years 11 months ago
2007
Springer
Abstract. The novel design of high-speed and low-energy FPGA routing architecture consisting of appropriate wire segments and multiple Switch Boxes is introduced. For that purpose,...
116
click to vote
GLVLSI
2005
IEEE
15 years 10 months ago
2005
IEEE
The ever-increasing number of transistors on a chip has resulted in very large scale integration (VLSI) systems whose performance and manufacturing costs are driven by on-chip wir...
137
Voted
NLDB
2005
Springer
15 years 10 months ago
2005
Springer
For most English words, dictionaries give various senses: e.g., “bank” can stand for a financial institution, shore, set, etc. Automatic selection of the sense intended in a gi...