Sciweavers

838 search results - page 40 / 168
» Combining optimizations in automated low power design
Sort
View
FPGA
2003
ACM
120views FPGA» more  FPGA 2003»
15 years 2 months ago
Architecture evaluation for power-efficient FPGAs
This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contri...
Fei Li, Deming Chen, Lei He, Jason Cong
64
Voted
ASPDAC
2006
ACM
148views Hardware» more  ASPDAC 2006»
15 years 3 months ago
An automated design flow for 3D microarchitecture evaluation
- Although the emerging three-dimensional integration technology can significantly reduce interconnect delay, chip area, and power dissipation in nanometer technologies, its impact...
Jason Cong, Ashok Jagannathan, Yuchun Ma, Glenn Re...
AAAI
2007
15 years 23 hour ago
Partial Revelation Automated Mechanism Design
In most mechanism design settings, optimal general-purpose mechanisms are not known. Thus the automated design of mechanisms tailored to specific instances of a decision scenario...
Nathanael Hyafil, Craig Boutilier
DAC
2010
ACM
15 years 1 months ago
Automated compact dynamical modeling: an enabling tool for analog designers
In this paper we summarize recent developments in compact dynamical modeling for both linear and nonlinear systems arising in analog applications. These techniques include methods...
Bradley N. Bond, Luca Daniel
ASPLOS
2011
ACM
14 years 1 months ago
Blink: managing server clusters on intermittent power
Reducing the energy footprint of data centers continues to receive significant attention due to both its financial and environmental impact. There are numerous methods that limi...
Navin Sharma, Sean Barker, David Irwin, Prashant J...