Sciweavers

838 search results - page 63 / 168
» Combining optimizations in automated low power design
Sort
View
DAC
2005
ACM
14 years 11 months ago
Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages
Minimizing power consumption is one of the most important objectives in IC design. Resizing gates and assigning different Vt’s are common ways to meet power and timing budgets. ...
Feng Gao, John P. Hayes
ISQED
2007
IEEE
119views Hardware» more  ISQED 2007»
15 years 4 months ago
Optimizing Checking-Logic for Reliability-Agnostic Control of Self-Calibrating Designs
Abstract— Self-calibrating designs have recently gained momentum as an alternative to methods relying on worst-case characterisation of silicon [2], [4], [8]. So far, reliable op...
Frederic Worm, Patrick Thiran, Paolo Ienne
DAC
2006
ACM
15 years 10 months ago
Charge recycling in MTCMOS circuits: concept and analysis
Designing an energy efficient power gating structure is an important and challenging task in Multi-Threshold CMOS (MTCMOS) circuit design. In order to achieve a very low power des...
Ehsan Pakbaznia, Farzan Fallah, Massoud Pedram
DAC
2007
ACM
15 years 10 months ago
Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip
Due to high levels of integration and complexity, the design of multi-core SoCs has become increasingly challenging. In particular, energy consumption and distributing a single gl...
Ümit Y. Ogras, Diana Marculescu, Puru Choudha...
TCOM
2010
83views more  TCOM 2010»
14 years 8 months ago
Average power reduction for MSM optical signals via sparsity and uncertainty principle
Multiple subcarrier modulation is an appealing scheme for high-data rate optical communication. However a major drawback is its low average power efficiency. While subcarrier res...
Jovana Ilic, Thomas Strohmer