Sciweavers

366 search results - page 33 / 74
» Communication Complexity with Synchronized Clocks
Sort
View
ACSD
2006
IEEE
109views Hardware» more  ACSD 2006»
15 years 1 months ago
Synthesis of Synchronous Interfaces
Reuse of IP blocks has been advocated as a means to conquer the complexity of today's system-on-chip (SoC) designs. Component integration and verification in such systems is ...
Purandar Bhaduri, S. Ramesh
DAC
1994
ACM
15 years 3 months ago
A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules
Current asynchronous tools are focussed mainly on the design of a single interface module. In many applications, one must design interacting interface modules that potentially comm...
Gjalt G. de Jong, Bill Lin
JSS
2010
120views more  JSS 2010»
14 years 6 months ago
Handling communications in process algebraic architectural description languages: Modeling, verification, and implementation
Architectural description languages are a useful tool for modeling complex systems at a high level of abstraction. If based on formal methods, they can also serve for enabling the...
Marco Bernardo, Edoardo Bontà, Alessandro A...
SBCCI
2003
ACM
115views VLSI» more  SBCCI 2003»
15 years 5 months ago
Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits
Recycling was recently proposed as a system-level design technique to facilitate the building of complex System-on-Chips (SOC) by assembling pre-designed components. Recycling all...
Luca P. Carloni, Alberto L. Sangiovanni-Vincentell...
92
Voted
BIOSYSTEMS
2007
111views more  BIOSYSTEMS 2007»
14 years 12 months ago
Event-driven simulation of neural population synchronization facilitated by electrical coupling
Most neural communication and processing tasks are driven by spikes. This has enabled the application of the event-driven simulation schemes. However the simulation of spiking neu...
Richard R. Carrillo, Eduardo Ros, Boris Barbour, C...