14007 search results - page 31 / 2802 » Communications in Bus Networks |
ASPDAC
2007
ACM
15 years 2 months ago
2007
ACM
- We present a bus arbitration scheme for soft real-time constrained embedded systems. Some masters in such systems are required to complete their work for given timing constraints...
104
click to vote
PDP
2005
IEEE
15 years 3 months ago
2005
IEEE
Clusters of SMPs are becoming increasingly common. However, the shared memory design of SMPs and the consequential contention between system processors for access to main memory c...
DAC
2005
ACM
15 years 11 months ago
2005
ACM
In this paper, we describe FLEXBUS, a flexible, high-performance onchip communication architecture featuring a dynamically configurable topology. FLEXBUS is designed to detect run...
85
Voted
DATE
2009
IEEE
15 years 4 months ago
2009
IEEE
—The need to have Transaction Level models early in the design cycle is becoming more and more important to shorten the development times of complex Systems-on-Chip (SoC). These ...
ISQED
2008
IEEE
15 years 4 months ago
2008
IEEE
Off-chip communication consumes a significant part of main memory system power. Existing solutions imply the use of specialized memories or assume error free environments. This i...