Sciweavers

14007 search results - page 34 / 2802
» Communications in Bus Networks
Sort
View
AHS
2007
IEEE
349views Hardware» more  AHS 2007»
15 years 4 months ago
A Low Power Implementation of H.264 Adaptive Deblocking Filter Algorithm
In this paper, we present a low power implementation of H.264 adaptive deblocking filter (DBF) algorithm on ARM Versatile / PB926EJ-S Development Board. The DBF hardware is implem...
Mustafa Parlak, Ilker Hamzaoglu
BIRTHDAY
2006
Springer
15 years 1 months ago
Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
We describe a gate level design of a FlexRay-like bus interface. An electronic control unit (ECU) is obtained by integrating this interface into the design of the verified VAMP pro...
Steffen Knapp, Wolfgang J. Paul
COMPSAC
2007
IEEE
15 years 4 months ago
Performance Prediction of Service-Oriented Applications based on an Enterprise Service Bus
An Enterprise Service Bus (ESB) is a standards-based integration platform that combines messaging, web services, data transformation, and intelligent routing in a highly distribut...
Yan Liu, Ian Gorton, Liming Zhu
ISCAS
2005
IEEE
95views Hardware» more  ISCAS 2005»
15 years 3 months ago
Area, power, and pin efficient bus transceiver using multi-bit-differential signaling
—This paper describes a new low-power, area and pin efficient alternative to differential encoding for high performance chip-to-chip and backplane signaling. The technique, calle...
Donald M. Chiarulli, Jason D. Bakos, Joel R. Marti...
PPL
2008
185views more  PPL 2008»
14 years 10 months ago
On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...