Sciweavers

8 search results - page 1 / 2
» Comparative Performance Evaluation of Cache-Coherent NUMA an...
Sort
View
68
Voted
ISCA
1992
IEEE
90views Hardware» more  ISCA 1992»
15 years 3 months ago
Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures
Per Stenström, Truman Joe, Anoop Gupta
109
Voted
SC
1995
ACM
15 years 3 months ago
A Performance Evaluation of the Convex SPP-1000 Scalable Shared Memory Parallel Computer
The Convex SPP-1000 is the first commercial implementation of a new generation of scalable shared memory parallel computers with full cache coherence. It employs a hierarchical s...
Thomas L. Sterling, Daniel Savarese, Peter MacNeic...
IPPS
1998
IEEE
15 years 3 months ago
Impact of Switch Design on the Application Performance of Cache-Coherent Multiprocessors
In this paper, the effect of switch design on the application performance of cache-coherent non-uniform memory access (CC-NUMA) multiprocessors is studied in detail. Wormhole rout...
Laxmi N. Bhuyan, Hu-Jun Wang, Ravi R. Iyer, Akhile...
HPCA
2008
IEEE
16 years 1 days ago
An OS-based alternative to full hardware coherence on tiled CMPs
The interconnect mechanisms (shared bus or crossbar) used in current chip-multiprocessors (CMPs) are expected to become a bottleneck that prevents these architectures from scaling...
Christian Fensch, Marcelo Cintra
104
Voted
TC
1998
14 years 11 months ago
Performance Evaluation and Cost Analysis of Cache Protocol Extensions for Shared-Memory Multiprocessors
—We evaluate three extensions to directory-based cache coherence protocols in shared-memory multiprocessors. These extensions are aimed at reducing the penalties associated with ...
Fredrik Dahlgren, Michel Dubois, Per Stenströ...