Sciweavers

1784 search results - page 167 / 357
» Comparing designs for computer simulation experiments
Sort
View
DAC
2007
ACM
16 years 4 months ago
GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches
In 90-nm technology, dynamic power is still the largest power source in FPGAs [1], and signal glitches contribute a large portion of the dynamic power consumption. Previous powera...
Lei Cheng, Deming Chen, Martin D. F. Wong
DAC
2003
ACM
16 years 4 months ago
Partial task assignment of task graphs under heterogeneous resource constraints
This paper presents a novel partial assignment technique (PAT) that decides which tasks should be assigned to the same resource without explicitly defining assignment of these tas...
Radoslaw Szymanek, Krzysztof Kuchcinski
117
Voted
GLVLSI
2003
IEEE
135views VLSI» more  GLVLSI 2003»
15 years 8 months ago
Constructing exact octagonal steiner minimal trees
Octagonal Steiner Minimal Trees (OSMTs) are used in the global routing phase of pervasive octagonal VLSI layout. The OSMT problem seeks a minimal length spanning structure using e...
Chris Coulston
136
Voted
CVPR
2001
IEEE
16 years 5 months ago
Small Sample Learning during Multimedia Retrieval using BiasMap
All positive examples are alike; each negative example is negative in its own way. During interactive multimedia information retrieval, the number of training samples fed-back by ...
Xiang Sean Zhou, Thomas S. Huang
ICCAD
2008
IEEE
80views Hardware» more  ICCAD 2008»
16 years 8 days ago
Advancing supercomputer performance through interconnection topology synthesis
—In today’s many-core era, the interconnection networks have been the key factor that dominates the performance of a computer system. In this paper, we propose a design flow t...
Yi Zhu, Michael Taylor, Scott B. Baden, Chung-Kuan...