288 search results - page 15 / 58 » Comparing memory systems for chip multiprocessors |
HIPEAC
2010
Springer
15 years 8 months ago
2010
Springer
Abstract. The shared-cache contention on Chip Multiprocessors causes performance degradation to applications and hurts system fairness. Many previously proposed solutions schedule ...
119
click to vote
FPL
2010
Springer
14 years 9 months ago
2010
Springer
In this paper we present a rapid prototyping platform on a single Field Programmable Gate Array (FPGA) with support for software transactional memory. The system is composed only b...
107
click to vote
DATE
2010
IEEE
15 years 4 months ago
2010
IEEE
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
113
click to vote
ISCA
2009
IEEE
15 years 6 months ago
2009
IEEE
With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computer systems. Many issues of parallelism management boi...
IPPS
2006
IEEE
15 years 5 months ago
2006
IEEE
This paper presents a helper thread prefetching scheme that is designed to work on loosely-coupled processors, such as in a standard chip multi-processor (CMP) system and in an in...