Sciweavers

622 search results - page 53 / 125
» Comparing the Optimal Performance of Multiprocessor Architec...
Sort
View
CODES
2008
IEEE
15 years 4 months ago
Dynamic tuning of configurable architectures: the AWW online algorithm
Architectures with software-writable parameters, or configurable architectures, enable runtime reconfiguration of computing platforms to the applications they execute. Such dynami...
Chen Huang, David Sheldon, Frank Vahid
CODES
2009
IEEE
15 years 1 months ago
TotalProf: a fast and accurate retargetable source code profiler
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers...
GLVLSI
2000
IEEE
145views VLSI» more  GLVLSI 2000»
15 years 2 months ago
Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures
Circuit interconnect has become a substantial obstacle in the design of high performance systems. In this paper we explore a new routing paradigm that strikes at the root of the i...
Cheng-Kok Koh, Patrick H. Madden
CORR
2004
Springer
106views Education» more  CORR 2004»
14 years 9 months ago
Intelligent Systems: Architectures and Perspectives
: The integration of different learning and adaptation techniques to overcome individual limitations and to achieve synergetic effects through the hybridization or fusion of these ...
Ajith Abraham
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
15 years 3 months ago
An interprocedural code optimization technique for network processors using hardware multi-threading support
Sophisticated C compiler support for network processors (NPUs) is required to improve their usability and consequently, their acceptance in system design. Nonetheless, high-level ...
Hanno Scharwächter, Manuel Hohenauer, Rainer ...