1461 search results - page 119 / 293 » Comparing the Optimal Performance of Parallel Architectures |
144
click to vote
ITNG
2007
IEEE
15 years 9 months ago
2007
IEEE
In this paper, we present several enhanced network techniques which are appropriate for VLSI implementation and have reduced complexity, high throughput, and simple routing algori...
125
click to vote
IPPS
2006
IEEE
15 years 9 months ago
2006
IEEE
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
122
Voted
CLUSTER
2004
IEEE
15 years 7 months ago
2004
IEEE
Cluster computing environments built from commodity hardware have provided a cost-effective solution for many scientific and high-performance applications. Likewise, middleware te...
156
Voted
ASPLOS
2010
ACM
15 years 8 months ago
2010
ACM
Heterogeneous computing combines general purpose CPUs with accelerators to efficiently execute both sequential control-intensive and data-parallel phases of applications. Existin...
157
click to vote
ISCAS
2008
IEEE
15 years 9 months ago
2008
IEEE
— Reordered normal basis is a certain permutation of a type II optimal normal basis. In this paper, a high speed design of a word level finite field multiplier using reordered ...