1461 search results - page 136 / 293 » Comparing the Optimal Performance of Parallel Architectures |
106
click to vote
DATE
2005
IEEE
15 years 9 months ago
2005
IEEE
With new sophisticated compiler technology, it is possible to schedule distant instructions efficiently. As a consequence, the amount of exploitable instruction level parallelism...
125
click to vote
IEEEPACT
2006
IEEE
15 years 9 months ago
2006
IEEE
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
119
click to vote
HPDC
1997
IEEE
15 years 7 months ago
1997
IEEE
This paper describes PARDIS, a system containing explicit support for interoperability of PARallel DIStributed applications. PARDIS is based on the Common Object Request Broker Ar...
115
Voted
CDC
2008
IEEE
15 years 10 months ago
2008
IEEE
— Hybrid Vehicle fuel economy performance is highly sensitive to the energy management strategy used to select among multiple energy sources. Optimal solutions are easy to specif...
128
click to vote
ISCA
2010
IEEE
15 years 1 months ago
2010
IEEE
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...