1461 search results - page 143 / 293 » Comparing the Optimal Performance of Parallel Architectures |
132
click to vote
ICCD
2004
IEEE
16 years 11 days ago
2004
IEEE
Existing schemes for cache energy optimization incorporate a limited degree of dynamic associativity: either direct mapped or full available associativity (say 4-way). In this pap...
132
click to vote
ICS
2005
Tsinghua U.
15 years 9 months ago
2005
Tsinghua U.
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...
147
click to vote
HOTI
2005
IEEE
15 years 9 months ago
2005
IEEE
: The exposed memory hierarchies employed in many network processors (NPs) are expensive in terms of meeting the worst-case processing requirement. Moreover, it is difficult to ef...
124
click to vote
ISVLSI
2002
IEEE
15 years 8 months ago
2002
IEEE
Modular inverse computation is needed in several public key cryptographic applications. In this work, we present two VLSI hardware implementations used in the calculation of Montg...
121
Voted
DATE
2004
IEEE
15 years 7 months ago
2004
IEEE
When an application or external environmental conditions cause a chip's cooling capacity to be exceeded, dynamic thermal management (DTM) dynamically reduces the power densit...