1461 search results - page 156 / 293 » Comparing the Optimal Performance of Parallel Architectures |
109
click to vote
IPPS
2003
IEEE
15 years 8 months ago
2003
IEEE
Content networking is an emerging technology, where the requests for content are steered by content routers that examine not only the destinations but also content descriptors suc...
100
Voted
HOTI
2002
IEEE
15 years 8 months ago
2002
IEEE
We present the architecture and practical VLSI implementation of a 4-Tb/s single-stage switch. It is based on a combined input- and crosspoint-queued structure with virtual output...
153
Voted
CDES
2009
15 years 4 months ago
2009
Recent developments in processing devices such as graphical processing units and multi-core systems offer opportunities to make use of parallel techniques at the chip level to obt...
140
click to vote
GLVLSI
2007
IEEE
15 years 7 months ago
2007
IEEE
This paper presents a pipelined architecture of a modular Montgomery multiplier, which is suitable to be used in public key coprocessors. Starting from a baseline implementation o...
118
click to vote
ISMAR
2007
IEEE
15 years 9 months ago
2007
IEEE
Ubiquitous tracking setups, covering large tracking areas with many heterogeneous sensors of varying accuracy, require dedicated middleware to facilitate development of stationary...