1461 search results - page 159 / 293 » Comparing the Optimal Performance of Parallel Architectures |
127
Voted
IEEEPACT
2006
IEEE
15 years 9 months ago
2006
IEEE
Fast instruction decoding is a challenge for the design of CISC microprocessors. A well-known solution to overcome this problem is using a trace cache. It stores and fetches alrea...
125
Voted
FPL
2009
Springer
15 years 8 months ago
2009
Springer
The creation and optimization of FPGA accelerators comprising several compute cores and memories are challenging tasks in high performance reconfigurable computing. In this paper...
131
Voted
ASAP
2004
IEEE
15 years 7 months ago
2004
IEEE
In this paper, we present a modular co-synthesis framework called CHARMED that solves the problem of hardware-software co-synthesis of periodic, multi-mode, distributed, embedded ...
130
Voted
TCOM
2010
14 years 10 months ago
2010
This paper proposes a capacity-approaching, yet simple scheme for multi-input multiple-output (MIMO) channels. The proposed scheme is based on a concatenation of a mixture of short...
149
click to vote
IWMM
2009
Springer
15 years 10 months ago
2009
Springer
In this paper, we investigate the effects of using three different nursery sizing policies on overall and garbage collection performances. As part of our investigation, we modify ...