Sciweavers

1461 search results - page 215 / 293
» Comparing the Optimal Performance of Parallel Architectures
Sort
View
ICS
2005
Tsinghua U.
15 years 9 months ago
A NUCA substrate for flexible CMP cache sharing
We propose an organization for the on-chip memory system of a chip multiprocessor, in which 16 processors share a 16MB pool of 256 L2 cache banks. The L2 cache is organized as a n...
Jaehyuk Huh, Changkyu Kim, Hazim Shafi, Lixin Zhan...
ICS
2009
Tsinghua U.
15 years 8 months ago
Single-particle 3d reconstruction from cryo-electron microscopy images on GPU
Single-particle 3D reconstruction from cryo-electron microscopy (cryo-EM) images is a kernel application of biological molecules analysis, as the computational requirement of whic...
Guangming Tan, Ziyu Guo, Mingyu Chen, Dan Meng
130
Voted
IEEEPACT
2008
IEEE
15 years 10 months ago
Multi-optimization power management for chip multiprocessors
The emergence of power as a first-class design constraint has fueled the proposal of a growing number of run-time power optimizations. Many of these optimizations trade-off power...
Ke Meng, Russ Joseph, Robert P. Dick, Li Shang
138
Voted
IDEAS
2006
IEEE
174views Database» more  IDEAS 2006»
15 years 10 months ago
CADRE: A Collaborative replica allocation and deallocation approach for Mobile-P2P networks
This paper proposes CADRE (Collaborative Allocation and Deallocation of Replicas with Efficiency), a dynamic replication scheme for improving the typically low data availability ...
Anirban Mondal, Sanjay Kumar Madria, Masaru Kitsur...
FCCM
2009
IEEE
316views VLSI» more  FCCM 2009»
15 years 7 months ago
An FPGA Implementation for Solving Least Square Problem
This paper proposes a high performance least square solver on FPGAs using the Cholesky decomposition method. Our design can be realized by iteratively adopting a single triangular...
Depeng Yang, Gregory D. Peterson, Husheng Li, Junq...