Sciweavers

143 search results - page 26 / 29
» Compiled hardware acceleration of Molecular Dynamics code
Sort
View
HICSS
1995
IEEE
128views Biometrics» more  HICSS 1995»
15 years 1 months ago
Instruction Level Parallelism
Abstract. We reexamine the limits of parallelism available in programs, using runtime reconstruction of program data-flow graphs. While limits of parallelism have been examined in...
IEEEPACT
2007
IEEE
15 years 3 months ago
Performance Portable Optimizations for Loops Containing Communication Operations
Effective use of communication networks is critical to the performance and scalability of parallel applications. Partitioned Global Address Space languages like UPC bring the pro...
Costin Iancu, Wei Chen, Katherine A. Yelick
CGF
2008
137views more  CGF 2008»
14 years 9 months ago
The Visual Computing of Projector-Camera Systems
This state-of-the-art report focuses on real-time image correction techniques that enable projector-camera systems to display images onto screens that are not optimized for projec...
Oliver Bimber, Daisuke Iwai, Gordon Wetzstein, Ans...
SIGOPS
2011
215views Hardware» more  SIGOPS 2011»
14 years 4 months ago
Log-based architectures: using multicore to help software behave correctly
While application performance and power-efficiency are both important, application correctness is even more important. In other words, if the application is misbehaving, it is li...
Shimin Chen, Phillip B. Gibbons, Michael Kozuch, T...
CODES
2009
IEEE
15 years 2 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...