Sciweavers

1338 search results - page 67 / 268
» Compiler Architectures for Heterogeneous Systems
Sort
View
IISWC
2009
IEEE
15 years 10 months ago
Rodinia: A benchmark suite for heterogeneous computing
—This paper presents and characterizes Rodinia, a benchmark suite for heterogeneous computing. To help architects study emerging platforms such as GPUs (Graphics Processing Units...
Shuai Che, Michael Boyer, Jiayuan Meng, David Tarj...
155
Voted
WMPI
2004
ACM
15 years 9 months ago
Compiler-optimized usage of partitioned memories
In order to meet the requirements concerning both performance and energy consumption in embedded systems, new memory architectures are being introduced. Beside the well-known use o...
Lars Wehmeyer, Urs Helmig, Peter Marwedel
124
Voted
TVLSI
2002
102views more  TVLSI 2002»
15 years 3 months ago
Low-power data forwarding for VLIW embedded architectures
In this paper, we propose a low-power approach to the design of embedded very long instruction word (VLIW) processor architectures based on the forwarding (or bypassing) hardware, ...
Mariagiovanna Sami, Donatella Sciuto, Cristina Sil...
OSDI
2008
ACM
16 years 3 months ago
Taming Heterogeneous NIC Capabilities for I/O Virtualization
The recent emergence of network interface cards (NICs) with diverse hardware features for I/O virtualization poses an important challenge for virtual machine environments, particu...
Jose Renato Santos, Yoshio Turner, Jayaram Mudigon...
126
Voted
WSNA
2003
ACM
15 years 8 months ago
Computation hierarchy for in-network processing
In this paper we explore the network level architecture of distributed sensor systems that perform in-network processing. We propose a system with heterogeneous nodes that organiz...
Ram Kumar, Vlasios Tsiatsis, Mani B. Srivastava