Sciweavers

499 search results - page 36 / 100
» Compiler Management of Communication and Parallelism for Qua...
Sort
View
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
15 years 4 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
IEEEPACT
2006
IEEE
15 years 4 months ago
Whole-program optimization of global variable layout
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
Nathaniel McIntosh, Sandya Mannarswamy, Robert Hun...
91
Voted
ICDCSW
2002
IEEE
15 years 3 months ago
Switchboard: Secure, Monitored Connections for Client-Server Communication
Prolonged secure communication requires trust relationships that extend throughout a connection’s life cycle. Current tools to establish secure connections such as SSL/TLS and S...
Eric Freudenthal, Lawrence Port, Tracy Pesin, Edwa...
78
Voted
IPPS
2006
IEEE
15 years 4 months ago
Privacy-aware presence management in instant messaging systems
Information about online presence allows participants of instant messaging (IM) systems to determine whether their prospective communication partners will be able to answer their ...
Karsten Loesing, Markus Dorsch, Martin Grote, Knut...
96
Voted
ICS
1999
Tsinghua U.
15 years 2 months ago
Reorganizing global schedules for register allocation
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
Gang Chen, Michael D. Smith