Sciweavers

118 search results - page 22 / 24
» Compiler Support for Exploiting Coarse-Grained Pipelined Par...
Sort
View
HYBRID
2000
Springer
15 years 1 months ago
Modular Specification of Hybrid Systems in CHARON
Abstract. We propose a language, called Charon, for modular specification of interacting hybrid systems. For hierarchical description of the system architecture, Charon supports bu...
Rajeev Alur, Radu Grosu, Yerang Hur, Vijay Kumar, ...
VIS
2009
IEEE
304views Visualization» more  VIS 2009»
15 years 10 months ago
GL4D: A GPU-based Architecture for Interactive 4D Visualization
This paper describes GL4D, an interactive system for visualizing 2-manifolds and 3-manifolds embedded in four Euclidean dimensions and illuminated by 4D light sources. It is a tetr...
Alan Chu, Chi-Wing Fu, Andrew J. Hanson, Pheng-...
77
Voted
ISCA
1999
IEEE
105views Hardware» more  ISCA 1999»
15 years 1 months ago
The Program Decision Logic Approach to Predicated Execution
Modern compilers must expose sufficient amounts of Instruction-Level Parallelism (ILP) to achieve the promised performance increases of superscalar and VLIW processors. One of the...
David I. August, John W. Sias, Jean-Michel Puiatti...
74
Voted
APCSAC
2003
IEEE
15 years 1 months ago
Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures
Very Long Instruction Word (VLIW) architectures exploit instruction level parallelism (ILP) with the help of the compiler to achieve higher instruction throughput with minimal hard...
Pradeep Rao, S. K. Nandy, M. N. V. Satya Kiran
70
Voted
PLDI
1996
ACM
15 years 1 months ago
A Reduced Multipipeline Machine Description that Preserves Scheduling Constraints
High performance compilers increasingly rely on accurate modeling of the machine resources to efficiently exploit the instruction level parallelism of an application. In this pape...
Alexandre E. Eichenberger, Edward S. Davidson