Sciweavers

1008 search results - page 102 / 202
» Compiler Technology for Two Novel Computer Architectures
Sort
View
CASES
2006
ACM
15 years 6 months ago
High-level power analysis for multi-core chips
Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs) and embedded multi-processor systems-on-a-chip (MPSoCs...
Noel Eisley, Vassos Soteriou, Li-Shiuan Peh
WACC
1999
ACM
15 years 5 months ago
Building a federation of process support systems
The effort in software process support has focused so far on modeling and enacting processes. A certain amount of work has been done, but little has reached a satisfactory level o...
Jacky Estublier, Mahfoud Amiour, Samir Dami
SLIP
2004
ACM
15 years 6 months ago
Optical solutions for system-level interconnect
Throughput, power consumption, signal integrity, pin count and routing complexity are all increasingly important interconnect issues that the system designer must deal with. Recen...
Ian O'Connor
90
Voted
DAC
2009
ACM
16 years 1 months ago
Decoding nanowire arrays fabricated with the multi-spacer patterning technique
Silicon nanowires are a promising solution to address the increasing challenges of fabrication and design at the future nodes of the Complementary Metal-Oxide-Semiconductor (CMOS)...
M. Haykel Ben Jamaa, Yusuf Leblebici, Giovanni De ...
ASPLOS
2009
ACM
16 years 1 months ago
Anomaly-based bug prediction, isolation, and validation: an automated approach for software debugging
Software defects, commonly known as bugs, present a serious challenge for system reliability and dependability. Once a program failure is observed, the debugging activities to loc...
Martin Dimitrov, Huiyang Zhou