Sciweavers

1008 search results - page 54 / 202
» Compiler Technology for Two Novel Computer Architectures
Sort
View
101
Voted
DAC
2008
ACM
16 years 4 months ago
Formal datapath representation and manipulation for implementing DSP transforms
We present a domain-specific approach to representing datapaths for hardware implementations of linear signal transform algorithms. We extend the tensor structure for describing l...
Franz Franchetti, James C. Hoe, Markus Püsche...
123
Voted
DAC
2002
ACM
16 years 4 months ago
Timed compiled-code simulation of embedded software for performance analysis of SOC design
In this paper, a new timing generation method is proposed for the performance analysis of embedded software. The time stamp generation of I/O accesses is crucial to performance es...
Jong-Yeol Lee, In-Cheol Park
143
Voted
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
15 years 10 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August
155
Voted
IPPS
2009
IEEE
15 years 10 months ago
Portable builds of HPC applications on diverse target platforms
—High-end machines at modern HPC centers are constantly undergoing hardware and system software upgrades – necessitating frequent rebuilds of application codes. The number of p...
Magdalena Slawiñska, Jaroslaw Slawinski, Va...
162
Voted
EAGC
2004
Springer
15 years 9 months ago
Overview of an Architecture Enabling Grid Based Application Service Provision
In this short paper we examine the integration of three emerging trends in Information Technology (Utility Computing, Grid Computing, and Web Services) into a new Computing paradig...
Stefan Wesner, Bassem Serhan, Theodosis Dimitrakos...