Sciweavers

1008 search results - page 72 / 202
» Compiler Technology for Two Novel Computer Architectures
Sort
View
TRIDENTCOM
2006
IEEE
15 years 3 months ago
A testbed demonstrating optical IP switching (OIS) in disaggregated network architectures
: The lack of a unified control plane does not allow current optical networks to dynamically provision new optical paths. The IETF standardization body has proposed the Generalized...
Marco Ruffini, Donal O'Mahony, Linda Doyle
MASCOTS
2004
14 years 11 months ago
Architecture Independent Performance Characterization and Benchmarking for Scientific Applications
A simple, tunable, synthetic benchmark with a performance directly related to applications would be of great benefit to the scientific computing community. In this paper, we prese...
Erich Strohmaier, Hongzhang Shan
INFOCOM
2003
IEEE
15 years 3 months ago
S-MIP: A Seamless Handoff Architecture for Mobile IP
—As the number of Mobile IP (MIP) [2] users grow, so will the demand for delay sensitive real-time applications, such as audio streaming, that require seamless handoff, namely, a...
Robert Hsieh, Zhe Guang Zhou, Aruna Seneviratne
HPCA
2005
IEEE
15 years 10 months ago
SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs
Memory leaks and memory corruption are two major forms of software bugs that severely threaten system availability and security. According to the US-CERT Vulnerability Notes Datab...
Feng Qin, Shan Lu, Yuanyuan Zhou
VLSI
2010
Springer
14 years 4 months ago
A design workflow for dynamically reconfigurable multi-FPGA systems
Multi-FPGA systems (MFS's) represent a promising technology for various applications, such as the implementation of supercomputers and parallel and computational intensive emu...
Alessandro Panella, Marco D. Santambrogio, Frances...