Sciweavers

684 search results - page 126 / 137
» Compiler Tools in APL
Sort
View
130
Voted
ICCAD
2005
IEEE
147views Hardware» more  ICCAD 2005»
16 years 17 days ago
NoCEE: energy macro-model extraction methodology for network on chip routers
In this paper we present NoCEE, a fast and accurate method for extracting energy models for packet-switched Network on Chip (NoC) routers. Linear regression is used to model the r...
Jeremy Chan, Sri Parameswaran
135
Voted
SENSYS
2009
ACM
15 years 10 months ago
Run time assurance of application-level requirements in wireless sensor networks
Continuous and reliable operation of WSNs is notoriously difficult to guarantee due to hardware degradation and environmental changes. In this paper, we propose and demonstrate a ...
Jingyuan Li, Yafeng Wu, Krasimira Kapitanova, John...
140
Voted
ICS
2009
Tsinghua U.
15 years 10 months ago
High-performance CUDA kernel execution on FPGAs
In this work, we propose a new FPGA design flow that combines the CUDA programming model from Nvidia with the state of the art high-level synthesis tool AutoPilot from AutoESL, to...
Alexandros Papakonstantinou, Karthik Gururaj, John...
133
Voted
SEMCO
2009
IEEE
15 years 10 months ago
LAIR: A Language for Automated Semantics-Aware Text Sanitization Based on Frame Semantics
—We present LAIR: A domain-specific language that enables users to specify actions to be taken upon meeting specific semantic frames in a text, in particular to rephrase and re...
Steffen Hedegaard, Søren Houen, Jakob Grue ...
145
Voted
IPPS
2009
IEEE
15 years 10 months ago
Annotation-based empirical performance tuning using Orio
In many scientific applications, significant time is spent tuning codes for a particular highperformance architecture. Tuning approaches range from the relatively nonintrusive (...
Albert Hartono, Boyana Norris, Ponnuswamy Sadayapp...