Sciweavers

1141 search results - page 168 / 229
» Compiler-Directed Performance Model Construction for Paralle...
Sort
View
IPPS
2005
IEEE
15 years 6 months ago
Fast Address Translation Techniques for Distributed Shared Memory Compilers
The Distributed Shared Memory (DSM) model is designed to leverage the ease of programming of the shared memory paradigm, while enabling the highperformance by expressing locality ...
François Cantonnet, Tarek A. El-Ghazawi, Pa...
75
Voted
IPPS
1996
IEEE
15 years 4 months ago
Software Support for Virtual Memory-Mapped Communication
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
Cezary Dubnicki, Liviu Iftode, Edward W. Felten, K...
109
Voted
APPT
2009
Springer
15 years 7 months ago
A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors
Abstract. With more cores integrated into one single chip, the overall power consumption from the multiple concurrent running programs increases dramatically in a CMP processor whi...
Liqiang He, Cha Narisu
124
Voted
ICCS
2001
Springer
15 years 5 months ago
Towards a Coupled Environmental Prediction System
Towards the realization of a global coupled air/ocean/ice predictive system for Navy needs, two high resolution modeling efforts are underway whose goals are the development and up...
Julie L. McClean, Wieslaw Maslowski, Mathew Maltru...
CPHYSICS
2010
135views more  CPHYSICS 2010»
15 years 19 days ago
An events based algorithm for distributing concurrent tasks on multi-core architectures
In this paper, a programming model is presented which enables scalable parallel performance on multi-core shared memory architectures. The model has been developed for application...
David W. Holmes, John R. Williams, Peter Tilke