Sciweavers

1141 search results - page 187 / 229
» Compiler-Directed Performance Model Construction for Paralle...
Sort
View
EUROPAR
2010
Springer
15 years 1 months ago
Thread Owned Block Cache: Managing Latency in Many-Core Architecture
Abstract. Shared last level cache is crucial to performance. However, multithread program model incurs serious contention in shared cache. In this paper, to reduce average cache ac...
Fenglong Song, Zhiyong Liu, Dongrui Fan, Hao Zhang...
100
Voted
BMCBI
2010
208views more  BMCBI 2010»
15 years 18 days ago
Calculation of accurate small angle X-ray scattering curves from coarse-grained protein models
Background: Genome sequencing projects have expanded the gap between the amount of known protein sequences and structures. The limitations of current high resolution structure det...
Kasper Stovgaard, Christian Andreetta, Jesper Ferk...
ANOR
2011
175views more  ANOR 2011»
14 years 7 months ago
Integrated exact, hybrid and metaheuristic learning methods for confidentiality protection
A vital task facing government agencies and commercial organizations that report data is to represent the data in a meaningful way and simultaneously to protect the confidentialit...
Fred Glover, Lawrence H. Cox, Rahul Patil, James P...
PEPM
2009
ACM
15 years 9 months ago
Self-adjusting computation: (an overview)
Many applications need to respond to incremental modifications to data. Being incremental, such modification often require incremental modifications to the output, making it po...
Umut A. Acar
ASPLOS
1989
ACM
15 years 4 months ago
Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor
A very long instruction word (VLIW) processorexploits parallelism by controlling multiple operations in a single instruction word. This paper describes the architecture and compil...
Robert Cohn, Thomas R. Gross, Monica S. Lam, P. S....