Sciweavers

1141 search results - page 197 / 229
» Compiler-Directed Performance Model Construction for Paralle...
Sort
View
IPPS
1997
IEEE
15 years 6 months ago
A Customizable Simulator for Workstation Networks
We present a customizable simulator called netsim for high-performance point-to-point workstation networks that is accurate enough to be used for application-level performance ana...
Mustafa Uysal, Anurag Acharya, Robert Bennett, Joe...
111
Voted
ASPDAC
2007
ACM
119views Hardware» more  ASPDAC 2007»
15 years 6 months ago
Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space
Parallel prefix adder is the most flexible and widely-used binary adder for ASIC designs. Many high-level synthesis techniques have been developed to find optimal prefix structures...
Jianhua Liu, Yi Zhu, Haikun Zhu, Chung-Kuan Cheng,...
HPDC
2010
IEEE
15 years 3 months ago
Improving the Hadoop map/reduce framework to support concurrent appends through the BlobSeer BLOB management system
Hadoop is a reference software framework supporting the Map/Reduce programming model. It relies on the Hadoop Distributed File System (HDFS) as its primary storage system. Althoug...
Diana Moise, Gabriel Antoniu, Luc Bougé
IPPS
2010
IEEE
15 years 5 days ago
Dynamic analysis of the relay cache-coherence protocol for distributed transactional memory
Transactional memory is an alternative programming model for managing contention in accessing shared in-memory data objects. Distributed transactional memory (TM) promises to alle...
Bo Zhang, Binoy Ravindran
IPPS
2010
IEEE
15 years 5 days ago
BlobSeer: Bringing high throughput under heavy concurrency to Hadoop Map-Reduce applications
Hadoop is a software framework supporting the Map/Reduce programming model. It relies on the Hadoop Distributed File System (HDFS) as its primary storage system. The efficiency of ...
Bogdan Nicolae, Diana Moise, Gabriel Antoniu, Luc ...