Sciweavers

1141 search results - page 219 / 229
» Compiler-Directed Performance Model Construction for Paralle...
Sort
View
102
Voted
MIDDLEWARE
2004
Springer
15 years 5 months ago
A hierarchical process execution support for grid computing
Grid is an emerging infrastructure used to share resources among virtual organizations in a seamless manner and to provide breakthrough computing power at low cost. Nowadays there...
Fábio R. L. Cicerre, Edmundo Roberto Mauro ...
CC
2003
Springer
15 years 5 months ago
Early Control of Register Pressure for Software Pipelined Loops
Abstract. The register allocation in loops is generally performed after or during the software pipelining process. This is because doing a conventional register allocation at firs...
Sid Ahmed Ali Touati, Christine Eisenbeis
MICRO
1997
IEEE
141views Hardware» more  MICRO 1997»
15 years 4 months ago
Unroll-and-Jam Using Uniformly Generated Sets
Modern architectural trends in instruction-level parallelism (ILP) are to increase the computational power of microprocessors significantly. As a result, the demands on memory ha...
Steve Carr, Yiping Guan
117
Voted
EMO
2006
Springer
219views Optimization» more  EMO 2006»
15 years 4 months ago
ParadisEO-MOEO: A Framework for Evolutionary Multi-objective Optimization
Abstract. This paper presents ParadisEO-MOEO, a white-box objectoriented generic framework dedicated to the flexible design of evolutionary multi-objective algorithms. This paradig...
Arnaud Liefooghe, Matthieu Basseur, Laetitia Jourd...
ITNG
2010
IEEE
14 years 11 months ago
Record Setting Software Implementation of DES Using CUDA
—The increase in computational power of off-the-shelf hardware offers more and more advantageous tradeoffs among efficiency, cost and availability, thus enhancing the feasibil...
Giovanni Agosta, Alessandro Barenghi, Fabrizio De ...