Sciweavers

105 search results - page 20 / 21
» Compiler-managed partitioned data caches for low power
Sort
View

Publication
279views
15 years 4 months ago
Potential Networking Applications of Global Positioning Systems (GPS)
Global Positioning System (GPS) Technology allows precise determination of location, velocity, direction, and time. The price of GPS receivers is falling rapidly and the applicatio...
G. Dommety and Raj Jain
PDP
2011
IEEE
12 years 10 months ago
Quantifying Thread Vulnerability for Multicore Architectures
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
Isil Oz, Haluk Rahmi Topcuoglu, Mahmut T. Kandemir...
ACCV
2009
Springer
14 years 27 days ago
Image-Set Based Face Recognition Using Boosted Global and Local Principal Angles
Face recognition using image-set or video sequence as input tends to be more robust since image-set or video sequence provides much more information than single snapshot about the ...
Xi Li, Kazuhiro Fukui, Nanning Zheng
FPL
2008
Springer
119views Hardware» more  FPL 2008»
13 years 7 months ago
An FPGA-based high-speed, low-latency trigger processor for high-energy physics
An example of an FPGA based application for a high-energy physics experiment is presented which features all facets of modern FPGA design. The special requirements here are high b...
Jan de Cuveland, Felix Rettig, Venelin Angelov, Vo...
HPCA
2009
IEEE
14 years 6 months ago
Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs
Performance and power consumption of an on-chip interconnect that forms the backbone of Chip Multiprocessors (CMPs), are directly influenced by the underlying network topology. Bo...
Reetuparna Das, Soumya Eachempati, Asit K. Mishra,...