1198 search results - page 1 / 240 » Compiling for EDGE Architectures |
102
click to vote
CGO
2006
IEEE
15 years 10 months ago
2006
IEEE
Explicit Data Graph Execution (EDGE) architectures offer the possibility of high instruction-level parallelism with energy efficiency. In EDGE architectures, the compiler breaks ...
121
click to vote
ASPLOS
2006
ACM
15 years 10 months ago
2006
ACM
Growing on-chip wire delays are motivating architectural features that expose on-chip communication to the compiler. EDGE architectures are one example of communication-exposed mi...
123
click to vote
IJCAI
1989
15 years 5 months ago
1989
This paper introduces a partition of the possible forms of knowledge according to their rela tionship to the basic objective of an intelligent agent, namely to act successfully ...
116
click to vote
MICRO
2006
IEEE
15 years 10 months ago
2006
IEEE
VLIW and EDGE (Explicit Data Graph Execution) architectures rely on compilers to form high-quality hyperblocks for good performance. These compilers typically perform hyperblock f...
139
click to vote
PLDI
2003
ACM
15 years 9 months ago
2003
ACM
Clustered architectures are a solution to the bottleneck of centralized register files in superscalar and VLIW processors. The main challenge associated with clustered architectu...