Sciweavers

931 search results - page 111 / 187
» Compiling for vector-thread architectures
Sort
View
FPGA
2005
ACM
107views FPGA» more  FPGA 2005»
15 years 10 months ago
Instruction set extension with shadow registers for configurable processors
Configurable processors are becoming increasingly popular for modern embedded systems (especially for the field-programmable system-on-a-chip). While steady progress has been made...
Jason Cong, Yiping Fan, Guoling Han, Ashok Jaganna...
SAMOS
2005
Springer
15 years 10 months ago
Sandbridge Software Tools
—We describe the generation of the simulation environment for the Sandbridge Sandblaster multithreaded processor. The processor model is described using the Sandblaster architect...
C. John Glossner, Sean Dorward, Sanjay Jinturkar, ...
SFM
2005
Springer
243views Formal Methods» more  SFM 2005»
15 years 10 months ago
Hermes: Agent-Based Middleware for Mobile Computing
Hermes is a middleware system for design and execution of activity-based applications in distributed environments. It supports mobile computation as an application implementation s...
Flavio Corradini, Emanuela Merelli
CCS
2004
ACM
15 years 10 months ago
Verifying policy-based security for web services
WS-SecurityPolicy is a declarative configuration language for driving web services security mechanisms. We describe a formal sefor WS-SecurityPolicy, and propose a more abstract ...
Karthikeyan Bhargavan, Cédric Fournet, Andr...
IPPS
2003
IEEE
15 years 10 months ago
Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms
This paper presents a technique, called loop dissevering, to temporally partitioning any type of loop presented in programming languages. The technique can be used in the presence...
João M. P. Cardoso