931 search results - page 127 / 187 » Compiling for vector-thread architectures |
135
click to vote
WSC
1998
15 years 6 months ago
1998
MODSIM II is an object-oriented discrete event simulation language featuring extensive run-time libraries, graphical user interface and results presentation tools, database access...
150
Voted
CORR
2011
Springer
14 years 11 months ago
2011
Springer
We provide an overall description of the Ciao multiparadigm programming system emphasizing some of the novel aspects and motivations behind its design and implementation. An impor...
175
Voted
APCSAC
2001
IEEE
15 years 8 months ago
2001
IEEE
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates ...
169
click to vote
SIGARCH
2008
15 years 4 months ago
2008
As multicore architectures gain widespread use, it becomes increasingly important to be able to harness their additional processing power to achieve higher performance. However, e...
180
Voted
IWOMP
2007
Springer
15 years 10 months ago
2007
Springer
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...