931 search results - page 13 / 187 » Compiling for vector-thread architectures |
109
click to vote
IFIPPACT
1994
14 years 10 months ago
1994
: Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope ...
IEEEPACT
2000
IEEE
15 years 1 months ago
2000
IEEE
Region-based compilation repartitions a program into more desirable compilation units for optimization and scheduling, particularly beneficial for ILP architectures. With region-...
SAMOS
2004
Springer
15 years 2 months ago
2004
Springer
Today’s Application Specific Instruction-set Processor (ASIP) design methodology often employs centralized Architecture Description Language (ADL) processor models, from which s...
DAC
2000
ACM
15 years 10 months ago
2000
ACM
CASES
2008
ACM
14 years 11 months ago
2008
ACM
Embedded processor performance is dependent on both the underlying architecture and the compiler optimisations applied. However, designing both simultaneously is extremely difficu...