931 search results - page 158 / 187 » Compiling for vector-thread architectures |
105
click to vote
FPL
2007
Springer
15 years 3 months ago
2007
Springer
Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. These custom instructions are selected through an analys...
CGO
2004
IEEE
15 years 3 months ago
2004
IEEE
Operand gating is a technique for improving processor energy efficiency by gating off sections of the data path that are unneeded by short-precision (narrow) operands. A method fo...
FPL
2006
Springer
15 years 3 months ago
2006
Springer
In this paper we research an FPGA based Application Specific Instruction Set Processor (ASIP) tailored to the needs of a flow aware Ethernet access node. The processor has an arch...
135
click to vote
ATS
2001
IEEE
15 years 3 months ago
2001
IEEE
Testing and diagnosis are important issues in system-onchip (SOC) development, as more and more embedded cores are being integrated into the chips. In this paper we propose a buil...
HYBRID
2000
Springer
15 years 3 months ago
2000
Springer
Abstract. We propose a language, called Charon, for modular specification of interacting hybrid systems. For hierarchical description of the system architecture, Charon supports bu...