Sciweavers

931 search results - page 2 / 187
» Compiling for vector-thread architectures
Sort
View
IPPS
2003
IEEE
13 years 11 months ago
Performance Monitoring and Evaluation of a UPC Implementation on a NUMA Architecture
UPC is an explicit parallel extension of ANSI C, which has been gaining rising attention from vendors and users. In this work, we consider the low-level monitoring and experimenta...
François Cantonnet, Yiyi Yao, Smita Annared...
MICRO
2009
IEEE
103views Hardware» more  MICRO 2009»
14 years 27 days ago
BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support
A platform that supported Sequential Consistency (SC) for all codes — not only the well-synchronized ones — would simplify the task of programmers. Recently, several hardware ...
Wonsun Ahn, Shanxiang Qi, M. Nicolaides, Josep Tor...
IPPS
2005
IEEE
13 years 12 months ago
Benchmark Measurements of Current UPC Platforms
UPC is a parallel programming language based on the concept of partitioned shared memory. There are now several UPC compilers available and several different parallel architecture...
Zhang Zhang, Steven Seidel
CGO
2008
IEEE
14 years 22 days ago
Compiling for vector-thread architectures
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...
Mark Hampton, Krste Asanovic
ARCS
1997
Springer
13 years 10 months ago
Compiler Technology for Two Novel Computer Architectures
Before it can achieve wide acceptance, parallelcomputation must be made significantlyeasier to program. One ain obstacles to this goal is the current usage of memory, both abstra...
Ronald Moore, Bernd Klauer, Klaus Waldschmidt