931 search results - page 72 / 187 » Compiling for vector-thread architectures |
143
click to vote
MEMOCODE
2003
IEEE
15 years 10 months ago
2003
IEEE
System-level design methodologies for embedded HW/SW systems face several challenges: In order to be susceptible to systematic formal analysis based on state-space exploration, a ...
139
click to vote
FCCM
2002
IEEE
15 years 9 months ago
2002
IEEE
This paper presents three reconfigurable computing approaches for a Shape-Adaptive Template Matching (SA-TM) method to retrieve arbitrarily shaped objects within images or video f...
132
Voted
ISCA
2000
IEEE
15 years 9 months ago
2000
IEEE
Speculative parallelization aggressively executes in parallel codes that cannot be fully parallelized by the compiler. Past proposals of hardware schemes have mostly focused on si...
160
Voted
ISPAN
1997
IEEE
15 years 8 months ago
1997
IEEE
The thesis of this research is that the task of exposing the parallelism in a given application should be left to the algorithm designer, who has intimate knowledge of the applica...
154
click to vote
CORR
2010
Springer
15 years 4 months ago
2010
Springer
The algorithms in the current sequential numerical linear algebra libraries (e.g. LAPACK) do not parallelize well on multicore architectures. A new family of algorithms, the tile a...