Sciweavers

931 search results - page 74 / 187
» Compiling for vector-thread architectures
Sort
View
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
15 years 10 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan
162
Voted
ICCD
2000
IEEE
159views Hardware» more  ICCD 2000»
15 years 9 months ago
Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures
This paper aims to provide a quantitative understanding of the performance of DSP and multimedia applications on very long instruction word (VLIW), single instruction multiple dat...
Deependra Talla, Lizy Kurian John, Viktor S. Lapin...
124
Voted
ICCL
1998
IEEE
15 years 9 months ago
Location-Independent Communication for Mobile Agents: A Two-Level Architecture
We study communication primitives for interaction between mobile agents. They can be classified into two groups. At a low level there are location dependent primitives that require...
Peter Sewell, Pawel T. Wojciechowski, Benjamin C. ...
141
Voted
CLEIEJ
2006
147views more  CLEIEJ 2006»
15 years 4 months ago
JADIMA: Virtual Machine Architecture for building JAVA Applications on Grid Platforms
This paper describes JADIMA (Java Distributed Machine), a collaborative platform to construct high performance distributed JAVA applications. JADIMA is a system that automatically...
Yudith Cardinale, Eduardo Blanco, Jesús De ...
140
Voted
ASPLOS
2012
ACM
14 years 10 days ago
Architecture support for disciplined approximate programming
Disciplined approximate programming lets programmers declare which parts of a program can be computed approximately and consequently at a lower energy cost. The compiler proves st...
Hadi Esmaeilzadeh, Adrian Sampson, Luis Ceze, Doug...