Sciweavers

931 search results - page 76 / 187
» Compiling for vector-thread architectures
Sort
View
CODES
2001
IEEE
15 years 8 months ago
Compiler-directed selection of dynamic memory layouts
Compiler technology is becoming a key component in the design of embedded systems, mostly due to increasing participation of software in the design process. Meeting system-level ob...
Mahmut T. Kandemir, Ismail Kadayif
240
Voted
ENTCS
2002
166views more  ENTCS 2002»
15 years 4 months ago
Translation and Run-Time Validation of Optimized Code
The paper presents approaches to the validation of optimizing compilers. The emphasis is on aggressive and architecture-targeted optimizations which try to obtain the highest perf...
Lenore D. Zuck, Amir Pnueli, Yi Fang, Benjamin Gol...
POPL
2009
ACM
15 years 11 months ago
The semantics of power and ARM multiprocessor machine code
We develop a rigorous semantics for Power and ARM multiprocessor programs, including their relaxed memory model and the behaviour of reasonable fragments of their instruction sets...
Jade Alglave, Anthony C. J. Fox, Samin Ishtiaq, Ma...
SAMOS
2007
Springer
15 years 10 months ago
Trends in Low Power Handset Software Defined Radio
This paper presents an overview of trends in low power handset SDR implementations. With the market for SDR-enabled handsets expected to grow to 200M units by 2014, the barriers to...
John Glossner, Daniel Iancu, Mayan Moudgill, Micha...
IFL
2004
Springer
15 years 10 months ago
A Virtual Machine for Functional Logic Computations
Abstract. We describe the architecture of a virtual machine for executing functional logic programming languages. A distinguishing feature of our machine is that it preserves the o...
Sergio Antoy, Michael Hanus, Jimeng Liu, Andrew P....