Sciweavers

931 search results - page 79 / 187
» Compiling for vector-thread architectures
Sort
View
IFL
1998
Springer
113views Formal Methods» more  IFL 1998»
15 years 8 months ago
Shared Memory Multiprocessor Support for SAC
Abstract. Sac (Single Assignment C) is a strict, purely functional programming language primarily designed with numerical applications in mind. Particular emphasis is on efficient ...
Clemens Grelck
HICSS
1996
IEEE
111views Biometrics» more  HICSS 1996»
15 years 8 months ago
Improving Software Pipelining with Unroll-and-Jam
To take advantage of recent architectural improvements in microprocessors, advanced compiler optimizations such as software pipelining have been developed 1, 2, 3, 4]. Unfortunate...
Steve Carr, Chen Ding, Philip H. Sweany
MICRO
1994
IEEE
118views Hardware» more  MICRO 1994»
15 years 8 months ago
Characterizing the impact of predicated execution on branch prediction
Branch instructions are recognized as a major impediment to exploiting instruction level parallelism. Even with sophisticated branch prediction techniques, many frequently execute...
Scott A. Mahlke, Richard E. Hank, Roger A. Bringma...
167
Voted
DATE
2004
IEEE
139views Hardware» more  DATE 2004»
15 years 8 months ago
Flexible Software Protection Using Hardware/Software Codesign Techniques
A strong level of trust in the software running on an embedded processor is a prerequisite for its widespread deployment in any high-risk system. The expanding field of software p...
Joseph Zambreno, Alok N. Choudhary, Rahul Simha, B...
EUROPAR
2000
Springer
15 years 8 months ago
Cache Remapping to Improve the Performance of Tiled Algorithms
With the increasing processing power, the latency of the memory hierarchy becomes the stumbling block of many modern computer architectures. In order to speed-up the calculations, ...
Kristof Beyls, Erik H. D'Hollander